

Q190

Rev : 1.0

TABLE OF CONTENTS

Page	Index	Page	Index
1	COVER PAGE	26	SATA HDD
2	Block Diagram	27	Card Reader RTS5229
3	Power Delivery	28	LAN RTL8111F
4	Power Sequence,Reset Diagram	29	LAN RJ45
5	GPIO Function Map	30	AUDIO ALC662
6	CPU - DMI/FDI/PEG	31	AUDIO JACK
7	CPU - MISC	32	USB3.0 Port
8	CPU - DDR3	33	USB2.0 Port
9	CPU - PWR1	34	SIO-IT8772E/FX
10	CPU - PWR2	35	FAN/LED/Thermal Sensor
11	CPU - GND	36	PWR_Adapter In
12	CPU - RESERVED	37	PWR_VHOCORE/GFX_CORE-1
13	DDR3 - SODIMM	38	PWR_VHOCORE/GFX_CORE-2
14	PCH(HDA,JTAG,SPI,SATA)	39	PWR_V5AL/V3.3AL
15	PCH(PCI-E,SMBUS,CLK)	40	PWR_+1_5V/+0_75V
16	PCH(DMI,FDI,GPIO)	41	PWR_1.05V_VCCP/1.8V
17	PCH(LVDS,DDI)	42	PWR_VCCSA
18	PCH(PCI,USB,NVRAM)	43	PWR_System
19	PCH(GPIO,VSS_NCTF,RSVD)	44	PWR_Discharge
20	PCH(POWER1/2)	45	HOLE & BOSS
21	PCH(POWER2/2)	46	History and Changelist
22	PCH - GND		
23	Display-VGA		
24	Display-HDMI		
25	MINI_PCIE WIFI		

NOTE:

Design by

471984_471984_Chief River DG 1.5.pdf

474146_474146_PPT_EDS Rev1 8.pdf


473716_473716_Ivy_Bridge_EDS_Mobile[1].pdf

REVISION HISTORY:


Rev	Date	Notes
V0.1	12/03/20	
V0.2	12/07/03	

Bitland Electronics Co.,LTD

SYSTEM BLOCK



SANDYBRIDGE 2C BGA PROCESSOR (DMI, DP, PEG, FDI)




5


4

3








2

1







GRAPHICS



S3 circuit:- 1.5V input to IVB is gated
& IVB Read Vref 0.75V is gated



5


4

3

2


1

U1H



IC1VB_2CBGA,0P7

U1I



IC1VB_2CBGA,0P7

NCTF

VSS_NCTF_1
VSS_NCTF_2
VSS_NCTF_3
VSS_NCTF_4
VSS_NCTF_5
VSS_NCTF_6
VSS_NCTF_7
VSS_NCTF_8
VSS_NCTF_9
VSS_NCTF_10
VSS_NCTF_11
VSS_NCTF_12
VSS_NCTF_13
VSS_NCTF_14

A5
A57
BC61
BD3
BD58
BE4
BE58
BG5
BG57
C3
C58
D59
E1
E61




5


4



3

2


1









U40




Digital Display Interface






U4I







CPT_PPT_Rev_0p7


U4H





CPT_PPT_Rev_0p7



ESD







ESD








1bios.ru









Bilal Information Technology Co.,Ltd			
			
Page Name		Title	
Size	Project Name		Rev
Custom	BM6C66LF		1.0
Date:	Sheet 28 of 46		
PROPERTY NOTE: this document contains information confidential and property to Bilal Technology Co.,Ltd. and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of Bilal			






**ACTIVE LED
GREEN = LINK UP
BLINKING = TX/RX ACTIVITY**


Layout Note:
All of JD resistors should be placed as close as possible to the sense pin of codec.















				Bitland Information Technology Co., Ltd			
Page Name				Title			
Size Custom		Project Name		BM6C66LF		Rev 1.0	
Date:		Sheet		30 of		46	
PROPERTY NOTE: this document contains information confidential and property to Bitland Technology Co., Ltd. and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of Bitland							




Analog Area







1bios.ru

Billand Information Technology Co.,Ltd			
Page Name	Title		
Size	Project Name	Rev	1.0
Custom	BMSC66LF		
Date:	Sheet	32	of 46
PROPERTY NOTE: this document contains information confidential and property to Billand Technology Co.,Ltd. and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of Billand			






SYSTEM FAN






Power SW.



LED

Change to 470 for unify led light



SATA LED Blink Once in Power On Issue

19V 3.42A 65W

DCJACK1
2DC1019-0001X1
2DC1019-0001X1

5A

DCIN

PFB1

PFB2

PC180

PC181

CE15

PC174

PC175

PC176

PR201

PC183

PC177

PC178

PC179

PC182

PC187

PC188

PC189

PC190

PC191

PC192

PC193

PC194

PC195

PC196

PC197


PC198

PC199

Res. & FB Co-lay


1bios.ru

Bitland Information Technology Co.,Ltd			
Page Name	Title		
Size	Project Name	Rev	
Custom	BM6C66LF	1.0	
Date:	Sheet	36	of 46
PROPERTY NOTE: this document contains information confidential and property to Bitland Technology Co.,Ltd. and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of Bitland			





DCR=1.1mOhm
 ICCMAX=33A;
 LL=-2.9mOhm
 OCP~40A


VBOOT=0V;
 FSW=300KHz




ICCMAX_AXG=33A;
 LL_AXG=-3.9mOhm
 OCP_AXG~40A









Power Discharge Circuit












Power-Up Sequencing Circuit










Power Down Sequencing Circuit





FD1 NC_FMARKS FMARKS
FD2 NC_FMARKS FMARKS
FD3 NC_FMARKS FMARKS
FD4 NC_FMARKS FMARKS

FD5 NC_FMARKS FMARKS
FD6 NC_FMARKS FMARKS
FD7 NC_FMARKS FMARKS
FD8 NC_FMARKS FMARKS



1bios.ru

Bitland Information Technology Co.,Ltd			
Page Name		HOLE/MARK	
Size	Project Name	Rev	
Custom	BM6C66LF	1.0	
Date:		Sheet 45 of 46	
PROPERTY NOTE: this document contains information confidential and property to Bitland Technology Co.,Ltd. and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of Bitland			

REVISION HISTORY:

Rev	Date	Notes
V0.1	12/03/20	
V0.2	XX/XX/XX	